MINIMAL LATENCY SERIAL MEDIA INDEPENDENT INTERFACE TO MEDIA INDEPENDENT INTERFACE CONVERTER

Senthil, et al. Atty. Dkt. LSI 00-065




Fig. 1

TX EF SS RXD7 RXD6 TXD6 RXDS RXD4 RXD3 FORT RXD2 **1XD**2 and RXD1 TXDI RXD/ RXD0 TXD0 RX_DV TX_EN ₹ CRS RXD6 1300 RXD5 RXD4 RXD3 TXD3 RXD2 TXD2 SMII RX /RXDV RYCKIN RXDI TXDI RXD0 III RX_DV TX_EN

MINIMAL LATENCY SERIAL MEDIA INDEPENDENT INTERFACE TO MEDIA INDEPENDENT
Att. LSI 00-065
Att. LSI 00-065

FIG. 2

Atty. Dkt. LSI 00-065




FIG. 3

MINIMAL LATENCY SERIAL MEDIA INDEPENDENT INTERFACE TO MEDIA INDEPENDENT INTERFACE CONVERTER Senthil, et al. Atty. Dkt. LSI 00-065




FIG. 4

MINIMAL LATENCY SERIAL MEDIA INDEPENDENT INTERFACE TO MEDIA INDEPENDENT INTERFACE CONVERTER

Senthil, et al. Atty. Dkt. LSI 00-065




FIG. 5

```
Every smil clock cycle
{
    Register the SMII RxD input on to the respective bit of Assembled Frame
}
```

FIG. 6

MINIMAL LATENCY SERIAL MEDIA INDEPENDENT INTERFACE TO MEDIA INDEPENDENT INTERFACE CONVERTER

Senthil, et al. Atty. Dkt. LSI 00-065

```
if (smii clock cycle is 1)

{

Generate the Rx outputs from the assembled SMII Rx data
}

else (once in every 10th frame)

{

Generate the Rx outputs from the 10BaseX Temp Store of SMII Rx data
}
```

FIG. 7